

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-043352

(43)Date of publication of application : 08.02.2002

(51)Int.Cl.

H01L 21/60

H01L 23/12

H01L 23/14

(21)Application number : 2000-226347

(71)Applicant : NEC CORP

(22)Date of filing : 27.07.2000


(72)Inventor : TANAKA RIKI

## (54) SEMICONDUCTOR ELEMENT, MANUFACTURING METHOD THEREFOR AND SEMICONDUCTOR DEVICE

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To prevent the malfunction of a semiconductor integrated circuit due to a soft error even when a metallic bump is formed right below the active layer of a semiconductor element.

**SOLUTION:** A pad 24 connected to an internal circuit is formed on the active element surface of a semiconductor substrate 12 and a metal stud 13 composed of Cu, Sn-Cu alloy or Sn-Ag alloy is formed on the pad 24 with the film thickness of 20  $\mu\text{m}$  or more. The metal stud 13 is electrically connected through a solder layer 21 to an Ni/Au plating layer 20 on the surface of a copper electrode 21 formed at a recessed part on a mounted substrate 18. Then, filling resin 17 is filled between the semiconductor substrate 12 and the mounted substrate 18, and a part other than the copper electrode 21 is covered with solder resist 23. Thus, since the metal stud 13 is formed of a material not containing lead and the height is turned to be 20  $\mu\text{m}$  or more, the generation of the soft error is suppressed.



(Fig. 1)

## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's